Taipei 101 Tower

List of Accepted Papers

  • A BURSTY MULTI-PORT MEMORY CONTROLLER WITH QUALITY-OF-SERVICE GUARANTEE
    Zefu Dai and Jianwen Zhu
  • A DESIGN METHODOLOGY TO IMPLEMENT MEMORY ACCESSES IN HIGH-LEVEL SYNTHESIS
    Christian Pilato, Fabrizio Ferrandi and Donatella Sciuto
  • A LINEAR-TIME APPROACH FOR THE TRANSIENT THERMAL SIMULATION OF LIQUID-COOLED 3D ICS
    Alain Fourmigue, Giovanni Beltrame, Gabriela Nicolescu and Mostapha Aboulhamid
  • ADAPTIVE RESOURCE MANAGEMENT FOR SIMULTANEOUS MULTITASKING IN MIXED-GRAINED RECONFIGURABLE MULTI-CORE PROCESSORS.
    Waheed Ahmed, Muhammad Shafique, Lars Bauer and Joerg Henkel
  • AN EFFICIENT ALGORITHM FOR ISOMORPHISM-AWARE CUSTOM INSTRUCTION IDENTIFICATION FOR EXTENSIBLE PROCESSORS
    Junwhan Ahn and Kiyoung Choi
  • AN ENERGY-EFFICIENT PATCHABLE ACCELERATOR FOR POST-SILICON ENGINEERING CHANGES
    Hiroaki Yoshida and Masahiro Fujita
  • ANALYSIS AND OPTIMIZATION OF FAULT-TOLERANT TASK SCHEDULING ON MULTIPROCESSOR EMBEDDED SYSTEMS
    Jia Huang, Jan Olaf Blech, Andreas Raabe, Christian Buckl and Alois Knoll
  • BRANCH PENALTY REDUCTION ON IBM CELL SPUS VIA SOFTWARE BRANCH HINTING
    Jing Lu, Yooseong Kim, Aviral Shrivastava and Chuan Huang
  • CAPACITY METRIC FOR CHIP HETEROGENEOUS MULTIPROCESSORS
    Mwaffaq Otoom and JoAnn Paul
  • CHARGE ALLOCATION FOR HYBRID ELECTRICAL ENERGY STORAGE SYSTEMS
    Qing Xie, Yanzhi Wang, Younghyun Kim, Naehyuck Chang and Massoud Pedram
  • CONSTRAINT-DRIVEN SYNTHESIS AND TOOL-SUPPORT FOR FLEXRAY-BASED AUTOMOTIVE CONTROL SYSTEMS
    Reinhard Schneider, Dip Goswami, Sohaib Zafar, Martin Lukasiewycz and Samarjit Chakraborty
  • CORRECT AND NON-DEFENSIVE GLUE DESIGN USING ABSTRACT MODELS
    Hugo Andrade, Arkadeb Ghosal, Rhishikesh Limaye, Jacob Kornerup, Stavros Tripakis, Guoqiang Wang, Ian Wong, Guang Yang and Kaushik Ravindran
  • DESIGN ENTROPY CONCEPT
    Benjamin Menhorn and Frank Slomka
  • DESIGNING VM SCHEDULERS FOR EMBEDDED REAL-TIME APPLICATIONS
    Alejandro Masrur, Thomas Pfeuffer, Martin Geier, Sebastian Drvssler and Samarjit Chakraborty
  • DISTRM: DISTRIBUTED RESOURCE MANAGEMENT FOR ON-CHIP MANY-CORE SYSTEMS
    Sebastian Kobbe, Lars Bauer, Joerg Henkel, Daniel Lohmann and Wolfgang Schrvder-Preikschat
  • DOMINATOR HOMOMORPHISM BASED CODE MATCHING FOR SOURCE-LEVEL SIMULATION OF EMBEDDED SOFTWARE
    Stefan Stattelmann, Oliver Bringmann and Wolfgang Rosenstiel
  • DYNAMIC COUNTERS AND THE EFFICIENT AND EFFECTIVE ONLINE POWER MANAGEMENT OF EMBEDDED REAL-TIME SYSTEMS
    Kai Lampka, Kai Huang and Jian-Jia Chen
  • DYNAMIC, MULTI-CORE CACHE COHERENCE ARCHITECTURE FOR POWER-SENSITIVE MOBILE PROCESSORS
    Garo Bournoutian and Alex Orailoglu
  • ECONOMIC LEARNING FOR THERMAL-AWARE POWER BUDGETING IN MANY-CORE ARCHITECTURES
    Thomas Ebi, Joerg Henkel, David Kramer and Wolfgang Karl
  • ENERGY-EFFICIENT FIXED-PRIORITY SCHEDULING FOR REAL-TIME SYSTEMS BASED ON THRESHOLD WORK-DEMAND ANALYSIS
    Linwei Niu
  • EXPLOITING TEMPORAL DECOUPLING TO ACCELERATE TRACE-DRIVEN NOC EMULATION
    Krishnaiah Gummidipudi, B V N Silpa, Preeti Ranjan Panda and Anshul Kumar
  • HC-SIM: A FAST AND EXACT L1 CACHE SIMULATOR WITH SCRATCHPAD MEMORY CO-SIMULATION SUPPORT
    Yu-Ting Chen, Jason Cong and Glenn Reinman
  • MODELING AND ANALYSIS OF MICRO-RING BASED NANOPHOTONIC INTERCONNECT FOR EMBEDDED SYSTEMS
    Moustafa Mohamed, Zheng Li, Xi Chen, Alan Mickelson and Li Shang
  • ON BUFFERING WITH STOCHASTIC GUARANTEES IN RESOURCE-CONSTRAINED MEDIA PLAYERS
    Balaji Raman, Guillaume Quintin, Wei Tsang Ooi, Deepak Gangadharan, Jerome Milan and Samarjit Chakraborty
  • OPTIMAL MEMORY CONTROLLER PLACEMENT FOR CHIP MULTIPROCESSOR
    Thomas Canhao Xu, Pasi Liljeberg and Hannu Tenhunen
  • PRET DRAM CONTROLLER: ON THE VIRTUE OF PRIVATIZATION
    Jan Reineke, Isaac Liu, Hiren Patel, Sungjun Kim and Edward Lee
  • RELIABILITY ANALYSIS FOR MPSOCS WITH MIXED-CRITICAL, HARD REAL-TIME CONSTRAINTS
    Philip Axer, Maurice Sebastian and Rolf Ernst
  • RELIABILITY-AWARE PLACEMENT IN SRAM-BASED FPGA FOR VOLTAGE SCALING REALIZATION IN THE PRESENCE OF PROCESS VARIATIONS
    Shahin Golshan, Amin Khajeh, Houman Homayoun, Eli Bozorgzadeh, Ahmed Eltaweel and Fadi Kurdahi
  • RELIABLE SOFTWARE FOR UNRELIABLE HARDWARE: EMBEDDED CODE GENERATION AIMING AT RELIABILITY
    Semeen Rehman, Muhammad Shafique, Florian Kriebel and Joerg Henkel
  • SOC-TM: INTEGRATED HW/SW SUPPORT FOR TRANSACTIONAL MEMORY PROGRAMMING ON EMBEDDED MPSOCS
    Cesare Ferri, Andrea Marongiu, Benjamin Lipton, Iris Bahar, Luca Benini, Maurice Herlihy and Tali Moreshet
  • SPMVISOR: DYNAMIC SCRATCHPAD MEMORY VIRTUALIZATION FOR SECURE, LOW POWER AND HIGH PERFORMANCE, DISTRIBUTED ON-CHIP MEMORIES
    Luis Bathen, Dongyun Shin, Sung-Soo Lim and Nikil Dutt
  • SYMBOLIC DESIGN SPACE EXPLORATION FOR MULTI-MODE RECONFIGURABLE SYSTEMS
    Stefan Wildermann, Felix Reimann, Daniel Ziener and Jurgen Teich
  • SYSTEM-LEVEL POWER AND TIMING VARIABILITY CHARACTERIZATION TO COMPUTE THERMAL GUARANTEES
    Pratyush Kumar and Lothar Thiele

Important Dates

  • Early registration deadline
    Friday, September 30, 2011
    5 October, 2011.

  • Abstract submission
    Monday, March 28, 2011
    Monday, April 04, 2011
    11:59 PM, Aleutian Islands Time

  • Full paper submission
    Monday, April 04, 2011
    Monday, April 11, 2011 (FIRM)
    11:59 PM, Aleutian Islands Time

  • Acceptance notification
    Sunday, July 03, 2011

  • Camera-ready version
    Sunday, July 31, 2011

  • Conference
    October 9-14, 2011

Call for Papers

ESWEEK

CODES+ISSS Home

Program Committee

Accepted Papers

Paper Submission

Previous Conferences

Sponsoring societies
sigbed sigda sigbed sigbed
In cooperation with
ifip